Single-Layer OPC Recipes in EUV Lithography

In modern EUV lithography, OPC is no longer a purely deterministic correction process. Instead, it is a layer-specific strategy for managing process variability, stochastic effects, and yield risk. This note summarizes how a single-layer OPC recipe is structured and why gate and contact layers require fundamentally different approaches.


What Does a Single-Layer OPC Recipe Mean?

A single-layer OPC recipe is not a loose collection of correction rules. It is a coherent definition of how one specific layer is corrected, validated, and signed off under realistic manufacturing conditions.

Conceptually, a single-layer OPC recipe combines:

Owning a layer means understanding how these elements interact and knowing which lever to adjust when yield or printability issues appear.


How OPC Commands Are Combined into a Layer Recipe

In practice, OPC commands are grouped logically rather than applied independently. A simplified conceptual structure is shown below.

OPCSET LAYER_OPC {
  TARGET        CD
  ITERATE / STOP
  FRAGMENT
  CONTEXT RULES
  SRAF STRATEGY
  FILTER (weak patterns)
  VERIFY
}

This structure reflects how OPC engineers think about the problem: not as isolated commands, but as a closed-loop system that balances accuracy, robustness, and runtime.


Why EUV Gate and Contact Layers Are Fundamentally Different

Although both gate and contact layers are critical, their physical shapes and failure modes differ significantly. As a result, their OPC recipes follow different optimization philosophies.

Physical and Failure Mode Differences

Key distinction:
Gate OPC optimizes precision, while contact OPC optimizes survival probability.

EUV Gate Layer OPC Recipe Characteristics

For gate layers, OPC aims to produce uniform, repeatable shapes. Small deviations may be tolerated electrically, but variability must be minimized.


EUV Contact Layer OPC Recipe Characteristics

For contact layers, a slightly oversized contact is acceptable, but a missing contact is catastrophic. Therefore, OPC sacrifices nominal accuracy to reduce tail-risk failures.


Summary

Author focus: production OPC, EUV lithography robustness, and layer-level sign-off responsibility

Last updated: February 2026

Go to EDA Portfolio
Go to Home – Tech Notes Park